APPENDIX B


EXAMPLE ROM SCRIPTS FOR RISC PROCESSOR CORE OF IPCM

9.13 Example Scripts (ROM contents)

9.13.1 Vectors

The first 32 addresses are jumps to routines (reset at address 0, illegal instruction at address 1, etc.)

```
// start:
// 1:
                          jmp GetChOPC
0
      8051
                                            // 1 - illegal instruction trap
      8001
                          jmp 1b
1
                                            // 2 - copy from MCore to DSP
                          jmp MDdma
2
      80fc
                                            // 3 - copy from DSP to MCore
                          jmp DMdma
      8150
3
      0088
                          NOP (mov r0,r0)
4
      8800
                          NOP
5
      0088
                          NOP
6
                          NOP
7
      0088
      0088
                          NOP
8
9
      0088
                          NOP
10
      0088
                          NOP
      0088
                          NOP
11
12
      8800
                          NOP
13
      0088
                          NOP
      8800
                          NOP
14
      8800
                          NOP
15
      8800
                          NOP
16
      8800
                          NOP
17
      8800
                          NOP
18
      0088
                          NOP
```



9.13.2 Context Switch

The following code is the context switch routine in ROM; notice that almost all the instructions here cannot work anywhere else; the execution order is the only possible one.

```
// DM[0x7002] --> r0
                         CtxPtrInit
32
      00e3
                                           // address to spill registers
                         CatchCPtr
      01e3
33
                                              (GReg[1] saved) & (MA --> GReg[1])
                         ldMAstG1
      00e0
34
                                               (GReg[2] saved) & (MD --> GReg[2])
                         ldMDstG2
35
      01e0
                                           // (GReg[3] saved) & (MS --> GReg[3])
                         ldMSstG3
36
      02e0
                                           // (GReg[4] saved) & (DA --> GReg[4])
                         ldDAstG4
37
      03e0
                                           // (GReg[5] saved) & (DD --> GReg[5])
                         ldDDstG5
38
      04e0
                                           // (GReg[6] saved) & (DS --> GReg[6])
                         ldDSstG6
39
      05e0
                                           // (GReg[7] s.) & (ShPC --> GReg[7])
                         stG7mvShPC
40
      02e3
                                           // (ShPC saved) & (ShLoop --> GReg[7])
                         stG7mvShLoop
41
      03e3
                                           // (ShLoop saved) & (CS --> GReg[7])
                         stG7ldCS
42
      07e0
                                           // (MA saved)
                         ldMAstG1
43
      00e0
                                               (MD saved)
                         ldMDstG2
44
      01e0
                          ldMSstG3
                                               (MS saved)
45
      02e0
                          ldDAstG4
                                               (DA saved)
      03e0
46
                          ldDDstG5
                                               (DD saved)
      04e0
47
                                               (DS saved)
                          ldDSstG6
48
      05e0
                                           // (CS saved)
49
      06e0
                          ldCAstG7
                          stCAmovShReg02Gr1
50
      01e2
                          CtxPtrInit
51
      00e3
                          CatchCPtr
.52
      01e3
                          TstPendingAndSwitch// ShReg0 saved
53
      01e4
                                           // DM[0x7002] --> GReg[0]
                          CtxPtrInit
54
      00e3
                                           // Get address for restoring registers
                          CatchCPtr
55
      01e3
                                           // Points to CA of channel to restore
                          addi r0,#17
56
      1811
                          ldFU0inLd0
      04e3
57
                                           // GReg[1] = CA
                          mvFU02G1
58
      05e3
                                           // CA restored & fetch CS
                          1dmfub7
      07e1
59
                                           // CS restored & fetch DS
                          1dmfub6
60
      06e1
                                           // DS restored & fetch DD
                          1dmfub5
      05e1
61
                                           // DD restored & fetch DA
                          ldmfub4
62
      04e1
                                           // DA restored & fetch MS
      03e1
                          ldmfub3
63
                                           // MS restored & fetch MD
                          1dmfub2
64
      02e1
                                           // MD restored & fetch MA
                          ldmfub1
65
```

```
// MA restored & fetch ShLoop
                          ldmfub0
66
      00e1
                                            // ShLoop restored & fetch ShPC
                          ldShLoop
      06e3
             //
67
                                            // ShPC restored & fetch GReg[7]
                          ldShPC
      07e3
68
                                            // GReg[7] restored & fetch GReg[6]
                          ldmGReg7
      07e2
69
                                            // GReg[6] restored & fetch GReg[5]
                          1dmGReg6
      06e2
70
                                            // GReg[5] restored & fetch GReg[4]
                          ldmGReg5
71
      05e2
                                            // GReg[4] restored & fetch GReg[3]
                          ldmGReg4
      04e2
72
                                            // GReg[3] restored & fetch GReg[2]
                          ldmGReg3
      03e2
73
                                            // GReg[2] restored & fetch GReg[1]
                          1dmGReq2
      02e2
74
                                            // GReg[1] & GReg[0] restored
                          ldmGReg1GReg0
      00e2
75
                                            // copy all shadow registers (PC, ...)
                          cpShReg
      00e4
76
                          NOP
77
      8800
                          NOP
78
      0088
                          NOP
79
       8800
```

9.13.3 Boot Code

The standard channel 0 boot code.

```
// jump around common subroutines
                          jmp Reset
80
      80ba
            // GetChOPC:ldi rO,REGPAGE
81
      0870
                                            // r0 = 0x7000
                          revblo r0
82
      0011
            //
                          ld rT,(r0,CHNOADDR)// load first pc value of channel 0
83
      51e0
                          jmpr rT
      0108
84
                                            //clear HE set HI
                          done 3
      0300
             // 0:
85
                          ldi rC, REGPAGE
             // Mccb:
86
      0a70
                                            // pointer to register page
                          revblo rC
      0211
87
                          ld r0, (rC,R_CCR) // load current channel number
      501a
88
                          ld rC,(rC,R_MCOPTR)// load channel 0 ptr
89
      5202
                          ampegi rC,0
      4a00
90
      7df9
                          bt Ob
91
92
      0017
                          lsl1 r0
                           lsl1 r0
93
      0017
                           lsl1 r0
94
      0017
                           lsl1 r0
       0017
95
                           add rC, r0
96
       0298
             // 0:
                           ret
       0006
97
                                            // clear DE set DI
             // 0:
                           done 7
       0700
98
             // Dccb:
                           ldi rC, REGPAGE
       0a70
99
                                            // pointer to register page
                           revblo rC
       0211
             II
                           ld r0, (rC,R_CCR) // load current channel number
100
101
       501a
                           ld rC,(rC,R_DCOPTR)// load channel 0 ptr
       520a
102
                           ampeqi rC,0
       4a00
             //
103
                           bt 0b
       7df9
104
                           lsl1 r0
       0017
105
       0017
                           lsl1 r0
106
             //
                           lsl1 r0
 107
       0017
                           lsl1 r0
       0017
 108
                           add rC, r0
       0298
 109
              // 0:
       0006
                           ret
 110
                                             // clear flags
                           clrf 0
       0007
              // MDone:
 111
                                             // address of status word
                           stf rP, ma
       6b00
 112
```

```
andni rS,BD_DONE // indicate complete
      3501
113
                         stf rS,md,szl6 // update BD flags (DO NOT FLUSH!)
           -//
      6d12
114
                         stf rN,md,szl6,fls// update BD count
      6e16
           -//
115
                         bdf Mcerr
      7f18
116
                         tsti rS,BD_INTR // should we interrupt?
      4508
117
                         bf Of
      7c01
           - //
118
                         notify 2 // yes, do it addi rP.BD_SIZE // bump ptr, assume no wrap tsti rS.BD_WRAP // are we really at the end
      0201
119
      1b08
120
      4502
            -//
121
                                           // if not, skip the following
                         bf 1f
122
      7c06
            //
                                           // clr flags, could enter here
      0007 // MFirst:
                         clrf 0
123
                         mov rP,rC
      038a //
124
                          addi rP,CB_BPTR // offset to ptr to BD array
      1b04
            //
125
            //
                          stf rP,ma,pre
      6b04
126
                                           // get BD array pointer
                          ldf rP,md,sz32
      6313
            //
127
                          bsf Mcerr
      7e0c
128
            // 1:
      0006
                          ret.
129
                                            // must wait on MCore clear HE set HI
            // Mblock:
                          done 3
      0300
130
                                            // make sure flags are clear
            // MGetBD:
                          clrf 0
      0007
131
                                            // new DMA address to load from
                          stf rP,ma,pre
             //
132
      6b04
                          ldf rS,md,szl6,pre// get status from buf desc
      6516
133
                          bsf Mcerr
       7e06
134
                          tsti rS,BD_DONE // check for done bit
       4501
135
                                            // if zero, not a valid BD
                          bf Mblock
       7cf9
136
                          ldf rN,md,sz16,pre// get byte count from BD
       6616
137
                          ldf rA,md,sz32 // get address from BD
       6413
138
                          bsf Mcerr
139
       7e01
                          ret
       0006
140
             // Mcerr:9: jmp 9b
141
       808d
                                            // must wait on MCore clear HE set HI
             // MolockCh0:done 3
       0300
142
                                            // specific for Channel 0
                          jmp GetChOPC
       8051
143
                                            // make sure flags are clear
             // MGetBDCh0:clrf 0
       0007
144
                                            // new DMA address to load from
                          stf rP,ma,pre
       6b04
145
                          ldf rS,md,sz16,pre// get status from buf desc
146
       6516
                          bsf McerrCh0
 147
       7e06
                          tsti rS, BD_DONE // check for done bit
       4501
 148
                                            // if zero, not a valid BD
                          bf MblockCh0
       7cf8
 149
                           ldf rN,md,sz16,pre// get byte count from BD
       6616
 150
                           ldf rA,md,sz32 // get address from BD
       6413
 151
                          bsf McerrCh0
       7e01
 152
                           ret
       0006
. 153
             //
             // McerrCh0:9:jmp 9b
       809a
 154
                                            // clear flags
                           clrf 0
       0007 // DDone:
 155
                                            // address of status word
                           stf rP,da
       6b20 //
 156
                           andni rS,BD_DONE// indicate complete
       3501
 157
                           stf rS,dd,szl6 // update BD flags (DO NOT FLUSH!)
 158
       6d32 //
                           stf rN,dd,sz16,fls// update count
       6e36 //
 159
                           bdf Dcerr
       7f18 //
 160
                           tsti rS,BD_INTR // should we interrupt?
 161
       4508 //
                           bf Of
       7c01
             //
 162
                           notify 6 // yes, do it addi rP,BD_SIZE // bump ptr, assume no wrap
        0601
 163
 164
        1b08
                           tsti rS, BD WRAP // are we really at the end
        4502
              //
 165
                                             // if not, skip the following
                           bf 1f
 166
        7c06
```

```
// clr flags, could enter here
            // DFirst:
                          clrf 0
      0007
      038a
                          mov rP,rC
168
                          addi rP,CB_BPTR // offset to ptr to BD array
169
      1b04
                          stf rP,da,pre
170
      6b24
                                           // get BD array pointer
                          ldf rP,dd,sz32
171
      6333
                          bsf Dcerr
172
      7e0c
            // 1:
173
      0006
                          ret
                                           // must wait on DSP - clear DE set DI
                          done 7
            // Dblock:
174
      0700
                                           // make sure flags are clear
                          clrf 0
175
      0007
            // DGetBD:
                                           // new DMA address to load from
176
      6b24
                          stf rP,da,pre
                          ldf rS,dd,sz16,pre// get status from buf desc
      6536
177
            //
      7e06
                          bsf Dcerr
178
                          tsti rS,BD DONE // check for done bit
      4501
179
                                           // if zero, not a valid BD
      7cf9
                          bf Dblock
180
                          ldf rN,dd,sz16,pre// get byte count from buf desc
181
      6636
                          ldf rA,dd,sz32 // get address from buf desc
182
      6433
                          bsf Dcerr
183
      7e01
      0006
                          ret
184
            // Dcerr:9: jmp 9b
185
      80b9
186
      0970
            // Reset:
                          ldi rT, REGPAGE
187
      0111
                          revblo rT
                                            // pointer to register page
                          ld rC, (rT, R_MCOPTR)// load channel 0 ptr
188
      5201
                                           // is channel 0 pointer zero
189
      4a00
                          ampegirC,0
                                            // no, continue
      7c03
                          bf Of
190
                                           // yes, shut down channel - reschedule // Get the first PC value of channel 0 \,
      0100
                          done 1
191
      8051
                          jmp GetChOPC
192
                          jmp Reset
                                            // then start over
193
      80ba
                                            // get address of first BD
                          jsr MFirst
194
      c07b
                                            // in case forget to set addr
                          ldi rL,0
195
      0f00
            //
      80c6
                          jmp 3f
196
                          jsr MDone
            // 2:
      c06f
197
                          jsr MGetBDCh0
198
      C090
199
      018d
                          mov rT,rS
                                           // get command in low byte
                          rorb rT
200
      0112
                                           // look at 3 low bits
                          andi rT,0x07
      3907
201
                          cmpeqi rT,C0_ADDR// command = set address?
      4901
202
                                            // no, try next command code
203
      7c02
                          bf 1f
                                            // save address field
      078c
                          mov rL, rA
204
            -//
205
      80c5
                          jmp 2b
                          cmpeqi rT,CO_LOAD// load command
206
      4902
            // 1:
                                            // no, try next command code
207
      7c0c
                          bf 1f
                          stf rA, ma, pre
208
      6c04
                          mov r0, rN
      008e
209
                                            // byte count -> word count
      0015
                          lsr1 r0
210
                          lsr1 r0
211
      0015
212
      7804
                          loop 4,0
      6117
                          ldf rT,md,sz32,pre
213
                          st rT, (rL, 0)
214
      5907
                          addi rL,1
215
      1f01
216
      0000
                          yield
                          bsf c0berr
      7e17
217
                          bf 1f
      7c01
218
219
      80c5
                          jmp 2b
      4903
                          ampegi rT,CO DUMP// dump command
220
```

259

260

261

262

263

264

265

266

267 268

269

270

5b2f

0a00

530f

c083

5b0f

5d17

5elf

6c04

008e

4a00

7c08

532f

//

-//

// MDMnxt:

MDDnxt:

```
// no, try next command code
      7c0b
                         bf 1f
221
                         stf rA, ma
      6c00
            // 5:
222
      008e
            //
                         mov r0,rN
223
224
      0015
                         lsr1 r0
                                           // byte count -> word count
225
      0015
                         lsrl r0
      7804
                         loop 4,0
226
                         ld rT, (rL, 0)
227
      5107
                         stf rT,md,sz32,fls
      6917
228
                         addi rL,1
      1f01
229
      0000
                         yield
230
      7e09
                         bsf c0berr
231
                         jmp 2b
232
      80c5
                         cmpeqi rT,CO SETCTW/ set context command
233
      4904
                                           // no, try next command code
      7c02
                         bf 1f
234
                         jsr CmdCtx
      c0f2
235
      0b08
                         jmp 4b
236
                         ampegi rT,CO GETCTX// get context command
237
      4905
                         bf 9b
                                           // no, ignore
238
      7cca
      c0f2
                          jsr OmdCtx
239
240
      80de
                          jmp 5b
                cOberr:9:jmp 9b
241
      80f1
                         ldi rL,CTXPAGE
242
      0f08
            //
                andCtx:
                                           // address of contexts
243
      0711
                         revblo rL
            //
                         mov rT,rS
244
      018d
            II
                         rorb rT
245
      0112
                                           // keep 5 bits (chan * 8)
                         andi rT, 0xF8
246
      39f8
                                           // base += (chan * 8)
      0799
                         add rL,rT
247
                                           // base += (chan * 16)
      0799
                         add rL,rT
248
                                           // (chan * 4)
// base += (chan * 20)
249
      0115
                         lsr1 rT
            //
      0799
                         add rL,rT
250
      0006
                          ret
251
9.13.4 MCU to DSP transfer
            // MDdma:
                          jsr Mccb
                                           // get MCore CCB address
252
      c056
                         st rC,(rL,LS_MC)// save it
253
            //
      5a07
                                           // get MCore first BD address
254
      c07b
                          jsr MFirst
                         st rP, (rL, LS_MP)
255
      5b0f
                                           // get DSP CCB address
256
                          jsr Dccb
      c063
                         st rC, (rL, LS_DC) // save it
257
      5a27
                                           // get DSP first BD address
                          jsr DFirst
258
      c0a7
```

ld rP, (rL, LS_MP) // enter with rC = DSP resid

// save count

ld rP, (rL,LS_DP) // enter with r0 = MCore resit

// get next MCore BD

// load MCore DMA address

st rP, (rL, LS_DP)

st rP, (rL, LS_MP)

st rs, (rL, LS_MS)

st rN, (rL, LS_MN)

stf rA, ma, pre

mov r0,rN

bf 2f

ampeqi rC,0

ldi rC,0

jsr MGetBD

```
// get next DSP BD
                          jsr DGetBD
271
      c0af
                          st rP, (rL, LS_DP)
      5b2f
272
                          st rS, (rL, LS DS)
      5d37
273
                          st rN, (rL, LS DN)
274
      5e3f
                                             // load DSP DMA address
      6c20
                          stf rA,da
275
                                            // put DSP count in rC
276
      028e
                          mov rC, rN
                                             // put MCore count in rN
277
      0688
                          mov rN, r0
                                            // calculate loop count
278
      00d2
                          amplt r0,rC
             //
                          bt 3f
279
      7d01
                                             // DSP count < MCore count
280
      008a
                          mov r0,rC
                                             // adjust MCore count
281
      06a0
                3:
                          sub rN, r0
282
      02a0
             //
                          sub rC, r0
                                             // adjust DSP count
                                            // is trip count 0?
283
      4800
             //
                           ampegi r0,0
      7d08
                          bt 4f
284
                                             // round up from byte count
      1803
                           addi r0,3
285
      0015
                           lsrl r0
286
                           lsrl r0
                                             // to full word count
287
      0015
288
      7803
                           100p 3,0
                                             // clr flags, loop on next 3
                           ldf rT,md,sz32,pre// LOOP: get 32 bits from MCore
289
      6117
                           stf rT,dd,sz32
                                             // LOOP: put 32 bits to DSP
290
      6933
291
      0000
                           done 0
                                             // LOOP: yield to > priority
292
      7c2a
                          bf MDerr
                                             // branch if not count runout
                                             // MCore count reach zero?
293
      4e00
                           ampegi rN,0
                                             // branch if nonzero
294
      7c16
                          bf MDMnz
                                             // put DSP resid count in r0
295
      008a
                           mov r0,rC
                           ld rC, (rL, LS_MC) // close MCore BD
296
      5207
                           ld rP, (rL, LS MP)
297
      530f
                           ld rs, (rL, LS_MS)
298
      5517
                           ld rN, (rL, LS_MN)
299
      561f
300
      c06f
                           jsr MDone
                           st rP, (rL, LS_MP)
301
      5b0f
                           ld rN, (rL, LS DN)
      563f
302
                                             // DSP count reach zero?
      4800
                           ampeqi r0,0
303
                                             // branch if zero
      7d03
                           bt Of
304
                           ld rT, (rL, LS MS)
305
      5117
                                             // is MCore continue bit set?
      4104
                           tsti rT,BD CONT
306
             //
                                             // yes, don't close DSP BD
307
      7d07
                           bt 1f
                                             // close DSP BD
308
      06a0
                           sub rN, r0
                           ld rC, (rL, LS_DC)
309
      5227
             //
                           ld rP, (rL, LS_DP)
310
      532f
311
      5537
                           ld rs, (rL, Ls Ds)
      c09b
                           jsr DDone
312
                           st rP, (rL, LS DP)
313
      5b2f
             //
      0800
                           ldi r0,0
314
                                             // put DSP resid back in rC
315
      0288
                           mov rC, r0
                1:
316
      8105
                           jmp MDMnxt
                                             // put MCore resid count in r0
317
      008e
             // MDMnz:
                           mov r0,rN
                           ld rC, (rL, LS_DC) // close DSP BD
318
      5227
                           ld rP, (rL, LS_DP)
319
      532f
                           ld rs, (rL, Ls_Ds)
320
      5537
                           ld rN, (rL, LS_DN)
321
      563£
322
      c09b
                           jsr DDone
                           st rP, (rL, LS DP)
323
      5b2f
                           tsti rS,BD CONT // is DSP continue bit set?
324
      4504
```

```
325
      7dc8
             //
                           bt MDDnxt
      561f
326
             //
                           ld rN, (rL, LS_MN) // close MCore BD
327
      06a0
             //
                           sub rN, r0
      5207
328
             //
                           ld rC, (rL, LS MC)
      530f
                           ld rP, (rL, LS MP)
329
             //
330
      5517
                           ld rs, (rL, Ls Ms)
      c06f
331
                           jsr MDone
      5b0f
332
                           st rP, (rL, LS MP)
      0a00
333
                           ldi rC,0
                           jmp MDMnxt
334
      8105
335
      814f
            // MDerr:9: jmp 9b
```

9.13.5 DSP to MCU transfer

```
c063
             // DMdma:
336
                          jsr Dccb
                                            // get DSP CCB address
                          st rC,(rL,LS_DC)// save it
337
      5a27
            II
      c0a7
338
                          jsr DFirst
                                            // get DSP first BD address
339
      5b2f
                          st rP, (rL, LS DP)
            //
      c056
340
                          jsr Mccb
                                            // get MCore CCB address
341
      5a07
                          st rC, (rL, LS_MC) // save it
342
      c07b
                                            // get MCore first BD address
                          jsr MFirst
343
      5b0f
                          st rP, (rL, LS MP)
344
      0a00
                          ldi rC,0
345
      532f
             // DMDnxt:
                          ld rP, (rL, LS DP)
346
      c0af
            //
                          jsr DGetBD
                                            // get next DSP BD
                          st rP, (rL, LS DP)
347
      5b2f
      5d37
348
                          st rS, (rL, LS DS)
      5e3f
349
                          st rN, (rL, LS DN)
      6c24
350
                          stf rA,da,pre
                                            // load DSP DMA addr, prefetch
351
      008e
                          mov r0,rN
                                            // save count
352
      4a00
                          ampegi rC,0
            //
353
      7c08
                          bf 2f
354
      530f
                DMMnxt:
                          ld rP, (rL, LS MP)
            //
355
      c083
            //
                          jsr MGetBD
                                            // get next MCore BD
356
      5b0f
            II
                          st rP, (rL, LS_MP)
      5d17
357
            //
                          st rS, (rL, LS MS)
358
      5elf
                          st rN, (rL, LS MN)
                                            // load MCore DMA address
359
      6c00
                          stf rA,ma
      028e
360
            //
                          mov rC,rN
                                            // put MCore count in rC
                                            // put DSP count in rN
// calculate loop count
361
      0688
                          mov rN,r0
      00d2
362
                          amplt r0,rC
363
      7d01
             //
                          bt 3f
364
      008a
             //
                          mov r0,rC
365
      06a0
            //
                3:
                          sub rN, r0
                                            // adjust DSP count
                                            // adjust MCore count
366
      02a0
            //
                          sub rC, r0
367
      4800
                          ampegi r0,0
                                            // is trip count 0?
368
      7d08
                          bt 4f
369
      1803
                          addi r0,3
                                            // round up from byte count
370
      0015
                          lsrl r0
371
      0015
                                            // to full word count
                          lsrl r0
372
      7803
                                            // clr flags, loop on next 3
                          loop 3,0
373
      6137
                          ldf rT,dd,sz32,pre// LOOP: get 32 bits from DSP
374
      6913
                          stf rT,md,sz32 // LOOP: put 32 bits to MCore
```

```
0000
                                            // LOOP: yield to > priority
375
            //
                          done 0
                                            // branch if not count runout
376
      7c2a
                          bf DMerr
            //
                                            // DSP count reach zero?
377
      4e00
                          ampeqi rN,0
378
      7c16
                          bf DMDnz
                                            // branch if nonzero
            //
                          mov r0,rC
      008a
                                            // put MCore resid count in r0
379
                          ld rC, (rL, LS_DC) // close DSP BD
380
      5227
381
      532f
                          ld rP, (rL, LS_DP)
382
      5537
                          ld rs, (rL, Ls_Ds)
                          ld rN, (rL, LS_DN)
383
      563f
384
      c09b
                          jsr DDone
385
      5b2f
                          st rP, (rL, LS_DP)
386
      561f
                          ld rN, (rL, LS_MN)
      4800
                                            // MCore count reach zero?
387
                          ampegi r0,0
                                            // branch if zero
388
      7d03
                          bt Of
      5137
                          ld rT, (rL, LS DS)
389
      4104
                          tsti rT,BD CONT // is DSP continue bit set
390
                                            // yes, don't close MCore BD
391
      7d07
                          bt 1f
                                            // close MCore BD
392
      06a0
            //
                          sub rN, r0
                          ld rC, (rL, LS MC)
      5207
393
            //
      530f
                          ld rP, (rL, LS_MP)
394
395
                          ld rs, (rL, LS MS)
      5517
396
      c06f
                          jsr MDone
397
      5b0f
            II
                          st rP, (rL, LS MP)
398
      0800
                          ldi r0,0
                                            // put MCore resid back in rC
399
      0288
            //
                1:
                          mov rC, r0
400
      8159
                          jmp DMDnxt
401
      008e
            // DMDnz:
                          mov r0, rN
                                            // put DSP resid count in r0
                          ld rC, (rL, LS MC) //close MCore BD
402
      5207
            II
403
      530f
                          ld rP, (rL, LS MP)
404
      5517
                          ld rs, (rL, LS MS)
405
                          ld rN, (rL, LS MN)
      561f
            //
                          jsr MDone
406
      c06f
            II
407
                          st rP, (rL, LS MP)
      5b0f
            II
408
      4504
                          tst irS,BD CONT // is MCore continue bit set?
            //
409
      7dc8
            //
                          bt DMMnxt
                          ld rN, (rL, LS_DN) //close DSP BD
410
      563f
            //
411
      06a0
                          sub rN, r0
412
      5227
                          ld rC, (rL, LS_DC)
                          ld rP, (rL, LS_DP)
413
      532f
414
      5537
                          ld rs, (rL, Ls_Ds)
      c09b
415
                          jsr DDone
416
      5b2f
                          st rP, (rL, LS DP)
417
      0a00
                          ldi rC,0
418
      8159
                          jmp DMDnxt
419
      81a3
                DMerr:9: jmp 9b
9.13.6 PPP routine
420
      0802
             // ppprinit:ldi r0,0x2
421
      6840
            //
                          stf r0,ca
                                            // select CRC-CCITT16
                                            // get MCore CCB address
422
      c056
            //
                          jsr Mccb
                                            // get BD array pointer of channel
423
      c07b
                          jsr MFirst
             // ppprmxt: jsr MGetBD
                                            // get first Buffer Decriptor
424
      C083
```

```
// buffer address
      6c00
                          stf rA, ma
            //
425
                         mov r0,rN
                                           // buffer size
426
      008e
      0900
                          ldi rT,0
427
                                           // RT=0xFFFFFFF
      2101
                          subi rT,1
428
                                           // initialize CRC
                          stf rT,cs,0
429
      6948
                                           // To avoid the wait instruction
                          jmp 2f
430
      81b0
                          done 4
431
      0400
                          ld rT, (rL, RECV)
      511f
432
                                           // no char, or framing error
                          bsf 1b
      7efd
            //
433
                          ampeqi rT,0x7E
434
      497e
                                           // not a flag char
                          bf 2b
435
      7cfc
                ppprlp:
                          loop 7,0
436
      7807
                          ld rT, (rL, RECV)
      511f
             //
437
                                           // check for ESC
                          ampeqi rT,0x7D
      497d
            //
438
                                           // it is an ESC
                          bt 7f
      7d06
439
                                           // check for ending flag
      497e
                          ampeqi rT,0x7E
440
                                            // it is the ending flag
                          bt 9f
441
      7d0d
                                           // run CRC on byte
                          stf rT,cs,run
      6949
442
                                           // one byte DMA write
      6911
                          stf rT,md,sz8
443
             //
                                            // check for DMA error
                          bdf 8f
444
      7f04
             //
445
      81c3
                          jmp HOP
                                           // get the data after the ESC
                          ld rT, (rL, RECV)
446
      511f
                                           // de-escape the byte
447
      1120
            //
                          xori rT,0x20
                                           // go store it
                          jmp 5b
448
      81ba
                          ori rS, BD MERR
      2d10
449
450
      81ce
                          jmp 1f
            //
                                            // UART watermark has been reached.
             // HOP:
                          bsf UART WKr
      7e01
451
                                           // Means loop ended with no error
                          jmp Of
      81c7
452
             //
             // UART WKr:done 4
453
      0400
                          jmp ppprlp
ldf rT,cs
454
      81b4
             //
455
      6148
                0:9:
                          ldi nN,0xf0
      0ef0
456
                          revblo rN
457
      0611
                                            // desired final crc value 0xf0b8
                          addi rN,0xB8
      1eb8
458
                                            // compare for equal
                          ampeq rT,rN
459
      01ce
460
      7d01
                          bt 1f
                          ori rs, BD CRCE
461
      2d40
                                            // size of data transferred
                          mov rN,r0
      0688
462
                                            // finish BD
463
      c06f
                          jsr MDone
      81a8
                          jmp ppprnxt
464
                pppxinit:ldi r0,0x2
      0802
465
                                            // select CRC-CCITT16
      6840
                          stf r0,ca
466
                                            // get MCore CCB address
467
      C056
                          jsr Mccb
468
                          jsr MFirst
      c07b
                           jmp pppxnxt
469
       81d7
                pppxdon: jsr MDone
      c06f
470
                pppxnxt: jsr MGetBD
                                            // don't touch rN,rS,rL
471
       C083
                                            // buffer address
                          stf rA, ma, pre
472
       6c04
                                            // buffer size
                          mov r0,rN
473
       008e
                          ldi rT,0
474
       0900
                                            // RT=0xFFFFFFF
                          subi rT,1
475
       2101
                                            // initialize CRC
                          stf rT,cs,0
476
       6948
                                            // flag
                          ldi rA,0x7E
477
       0c7e
                          st rA, (rL, XMIT)
                                            // opening flag
       5c27
```

